

DUAL FREQUENCY

NFC TYPE 2 & EPC GEN2 V2 TRANSPONDER IC

Description

em|echo corresponds to the latest generation of EM Microelectronic contactless devices, bringing innovative features to the NFC and EPC^{TM} worlds. The chip combines two functionalities on one single die, the EPC technology used for long range application purposes and the NFC used to exchange data in a proximity range. Both protocols may share a common unique ID.

Targeted applications and market segments include retail, product authentication or smart NFC posters.

A tag or label based on the em|echo provides multiple benefits and usages via the EPC communication interface like stock inventory, product returns, and data privacy. The same tag or label also enables new marketing services like product information or loyalty programs using an NFC enabled smartphone.

The chip is a dual frequency device supporting ISO/IEC14443 Type A, NFC ForumTM Type 2 specifications, ISO/IEC18000-63 and EPC Gen2 V2. Additional features have been added to provide chip privacy. For the NFC interface, the smart counter increments its value each time the NFC message has been read by the end-user.

Each chip is manufactured with a 96-bit unalterable unique identifier (UID) to ensure full traceability. The same UID number is used by both RF protocols. During an ISO/IEC14443 anti-collision procedure, the 7 bytes which are part of the 96-bit are sent back by the transponder IC.

The em|echo offers two non-volatile memories which are accessible by both RF air interfaces. The two memories are segmented to implement multiple applications.

em|echo supports the optional *BlockWrite* command, enabling the fast encoding of a 96-bit EPC. em|echo also supports the optional *Untraceable* command to hide portions of memory of the tag or label.

Features

- Dual Frequency 1-step inlay manufacturing
- Common unique ID
- □ Shared memory
- □ Minimum 100k write cycles endurance
- Minimum 10 years data retention
- □ Extended temperature range (-40°C to +85°C)
- Sawn wafers, 3/6-mil thickness, gold bumps





NFC interface

- ISO/IEC 14443A -3 compliant tag
- □ NFC Forum Type 2 compatible
- Enables NDEF data structure configurations
- Communication baud rates at 106kbps
- 7 byte unique ID number using same serialization as EPC interface
- □ 1920-bit user's memory
- Anti-tearing support for NFC capability container (CC) and Static/Dynamic lock bytes
- NFC Memory locking mechanism per block/page
- ACCESS counter increased at first reading
- Optional read-only locking function
- Optional limit of unsuccessful LOGINs
- Optional security timeout for unsuccessful LOGINs
- Optional control of EPC privacy features
- UHF power detection
- □ 50pF NFC on-chip resonant capacitor

EPC interface

- □ ISO/IEC 18000-63 compliant
- □ EPC Gen2 V2 compliant
 - Alteration EAS compliant
 - Tag Alteration (Core) compliant
- □ 128-bit or 224-bit UII/EPC encodings
- 96-bit TID using same serialization as NFC interface
- □ 160-bit or 64-bit USER memory
- 32-bit Access and Kill passwords
- Read sensitivity up to -18dBm with a dipole antenna
- □ Write sensitivity up to -13dBm with a dipole antenna
- □ Fast writing using the *BlockWrite* command
- Block permalock for USER memory
- NFC field detection
- NFC ACCESS counter is readable

NFC Forum and the NFC Forum logo are trademarks of the Near Field Communication Forum. EPC is a trademark of EPCglobal Inc.



em|echo / EM4423

Applications


NFC

- Product Information
- Wifi, Bluetooth pairings
- Smart posters, Advertisings
- Coupons, loyalty programs

<u>EPC</u>

- Supply chain management
- Tracking and tracing
- Container identification
- Asset control

Typical operating application





Symbols, abbreviated terms and notation

AC	Anticollision
ATQA	Answer To reQuest, Type A
BCC	Block Check Character (UID CLn check byte), Type A
BLF	Backscatter Link Frequency (EPC)
CC	Capability Container
CRC_A	Cyclic Redundancy Check error detection code, Type A
Е	End of communication, Type A
FDT	Frame Delay Time PCD to PICC, Type A
fa	UHF carrier frequency
fc	HF carrier frequency
HLTA	HaLT command, Type A
lsb	Least Significant Bit
LSB	Least Significant Byte
msb	Most Significant Bit
MSB	Most Significant Byte
Р	Odd Parity bit, Type A
PCD	Proximity Coupling Device
PICC	Proximity Card or object
REQA	REQuest command, Type A
RFU	Reserved for Future Use (always understood as '0' if not mentioned differently)
S	Start of communication, Type A
SAK	Select AcKnowledge, Type A
SEL	SELect code, Type A
WUPA	Wake-UP command, Type A



References

[ISO_14443_3]	ISO/IEC 14443-3 (Type A) – Initialization and anti-collision
[NFC_T2TOP]	NFC Forum Type 2 Operation Technical Specification, Version 1.1
[NFC_DIGITAL]	NFC Forum Digital Protocol Technical Specification, Version 1.0
[NFC_NDEF]	NFC Forum Data Exchange Format Technical Specification, Version 1.0

[ISO_18000_63] ISO/IEC 18000-63 : Information technology – Radio frequency identification for item management – Part 63: Parameters for air interface communications at 860 MHz to 960 MHz Type C [EPC_Gen2v2] "EPC[™] Radio-Frequency Identity Protocols, Generation-2 UHF RFID, Specification for RFID Air Interface Protocol for Communications at 860 MHz - 960 MHz, Version 2.0.1 Ratified" from EPCglobal Inc., April 2015

[EPC_TDS] "EPC Tag Data Standard, GS1 Standard, Version 1.9, Ratified, Nov-2014" from EPCglobal Inc.

TABLE OF CONTENTS

Description		1
Features		1
Applications		2
Typical operating a	application	2
Symbols, abbrevia	ted terms and notation	3
	n Ratings	
Handling Procedu	res	8
Operating Condition	ons	8
Electrical Characte	eristics – NFC Forum Type 2 Contactless Interface	9
Electrical Characte	eristics – EPC Contactless Interface	9
NVM Electrical Ch	aracteristics	9
Timing Characteris	stics – NFC Forum Type 2 Contactless Interface	
	stics - EPC Contactless Interface	
Overview (EPC)		11
Memory Access A	rbitration	11
Functional Descrip	tion	12
	States and Transitions	
	State diagram	
	States description	12
NFC Functional De	escription	
	Interface states and transitions	13
NFC Memory orga	nization	
	EPC Memory Mapping for Small EPC	
	EPC Memory Mapping for Large EPC	
	Memory Content at Delivery Static Lock bytes	
	Capability container (CC)	
	NFC User memory	
	EPC mapped memory	
	Gen2V2config Word	
	Dynamic Lock bytes	
	IC Configuration 0 word	24
	IC Configuration 1 word	
	IC Configuration 2 word	26
	IC Configuration 3 word	27
	4 Byte Password	28
	PACK	28



em|echo / EM4423


	2 Byte Password	
	32 Byte Signature	
	NFC sharing "read" Lock Bytes	29
	NFC sharing "write" Lock Bytes	
	EPC sharing "read" Lock Bytes	
	EPC sharing "write" Lock Bytes	
NFC Commar	nd set	
	Summary of commands	
	Commands and states	
	Timing	
	ISO14443-3 commands	
	ACK and NACK responses	34
	NFC commands	35
	Proprietary commands	
EPC functiona	al description	42
	EPC memory organization	42
	EPC Gen2 V2 - Small EPC memory map	43
	EPC Gen2 V2 - Large EPC memory map	44
	NFC Memory Mapping	45
	EPC Gen2 V2 Delivery State	47
	EPC Gen2 V2 Commands	47
	Write operations using the Tag Notification (TN) indicator	48
	EPC Privacy Features	
Pad location of	diagram	49
Pin descriptio	n	49
Ordering Infor	mation	50
Versions		50
Standard Vers	sions and Samples	50
Product Supp	ort	51

420005-A01, 2.0

6



Block Diagram





Absolute Maximum Ratings

Parameters	Symbol	Min.	Max.	Unit
Storage temperature	T _{STORE}	-50	125	°C
RF power at pads UHF+,UHF-1)	P _{A_ABS}		25	dBm
Maximum AC current induced on HF+, HF-	I _{coil_RMS}		50	mA
ESD hardness pad UHF+, UHF-, HF+ and HF- ²⁾	Vesd	-2000	2000	V

Note 1: IC impedance matched to antenna at read sensitivity ($\mathsf{P}_{\mathsf{RD_UHF}})$

Note 2: Human Body Model, all combinations between pins UHF+, UHF-, HF+, HF-.ESD measurements are made using die having VSS that is mounted into CDIP packages.

Stresses above these listed maximum ratings may cause permanent damages to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameters	Symbol	Min.	Max.	Unit
Operating temperature	TOP	-40	+85	°C
RF power at pad UHF+, UHF- ¹⁾	PA		20	dBm
RF carrier frequency	fA	860	960	MHz
AC peak current induced on HF+, HF- in operating conditions	Icoilop		30	mA

Note 1: IC impedance matched to antenna at read sensitivity (P_{RD_UHF})



Electrical Characteristics – NFC Forum Type 2 Contactless Interface

Op	$p_{\text{erating conditions}}$ (unless otherwise specified): $V_{\text{coil}} = 4Vpp$ $V_{\text{SS}} = 0V$, fc = 13.56MHz sine wave, $I_{\text{op}} = 25^{\circ}C$								
	Parameters	Symbol	Conditions	Min.	Тур.	Max.	Unit		
	Resonance Capacitor – 50pF version	Cr50	fc = 13.56MHz U = 2Vrms	47.5	50	52.5	pF		
	Operating frequency	fc		-	13.56	-	MHz		

Operating conditions (unless otherwise specified): $V_{coil} = 4Vpp$ V_{SS} = 0V, fc = 13.56MHz sine wave, $T_{op}=25^{\circ}C$

Electrical Characteristics – EPC Contactless Interface

Operating conditions (unless otherwise specified): T_A=25°C.

Parameters	Symbol	Conditions	Min.	Тур.	Max.	Unit
Incoming RF carrier modulation	K _M		65		100	%
Chip input capacitance	Cp	Parallel	-	0.67	-	pF
		866MHz ¹⁾²⁾	-	19.8-j273	-	Ω
Chip impedance	Z _{AB}	915MHz ¹⁾²⁾	-	18.1-j260	-	Ω
		960MHz ¹⁾²⁾	-	17.4-j248	-	Ω
Typical assembled impedance ³⁾	Zass	915MHz ⁴⁾	-	10.7-j200	-	Ω
Resistive load (between UHF+ and UHF-) when modulator is on	R _{B_ON}	1mA between pads	-	50	-	Ω
IC read sensitivity, UHF memory	Prd_uhf	f _A =866MHz f _A =915MHz	-	-16 ⁵⁾⁶⁾⁷⁾ -16 ⁵⁾⁶⁾⁷⁾	-	dBm dBm
IC read sensitivity, HF memory	$P_{RD_{HF}}$	f _A =866MHz f _A =915MHz	-	-14 ⁵⁾⁶⁾ -14 ⁵⁾⁶⁾	-	dBm dBm
IC write sensitivity, UHF memory	P _{WR_UHF}	f _A =866MHz f _A =915MHz	-	-11 ⁵⁾⁶⁾ -11 ⁵⁾⁶⁾	-	dBm dBm
IC write sensitivity, HF memory	P _{WR_HF}	f _A =866MHz f _A =915MHz	-	-10 ⁵⁾⁶⁾ -10 ⁵⁾⁶⁾	-	dBm dBm

Note 1: Measured with a 100 Ω differential network analyzer directly on wafer

Note 2: At Minimum operating power without command

Note 3: The antenna should be matched to this impedance

Note 4: Assuming 200fF additional imput capacitance

Note 5: IC impedance conjugate matched to antenna at read sensitivity (PRD_UHF)

Note 6: 25 us TARI, 256 KHz BLF, Miller 4 encoding

Note 7: Power to process a Query command

NVM Electrical Characteristics

Parameters	Symbol	Conditions	Min.	Тур.	Max.	Unit
Erase / write endurance	Тсус		100k			Cycles
Retention	T _{RET}	Тор = 55⁰С	10			Years



Timing Characteristics – NFC Forum Type 2 Contactless Interface

The time between the end of the last pause transmitted by PCD and the first modulation edge within the start bit transmitted by PICC is defined as follows for data rate fc/128:

Last PCD bit = (1)b (N x 128 + 84) / fc [ms]

Last PCD bit = (0)b

(N x 128 + 20) / fc [ms]

Symbol	minimum time [N]	maximum time [N, ms]
Тласк	9	9
TREAD	9	≥ 9; ~5 ms
TWRITE	9	≥ 9; ~10 ms
T _{SECTOR_SELECT}	9	9
TREAD_MULTIPLE_BLOCKS	9	≥ 9; ~5 ms
	9	≥ 9; ~5 ms
Ten_dis_privacy	9	≥ 9; ~10 ms
	9	≥ 9; ~5 ms

Note: The NFC memory write operation timing can differ depending on the current content and data being written, it means that PICC can reply in different timeslots.

Timing Characteristics - EPC Contactless Interface

The timings are according to [EPC_Gen2v2].

Note: The EPC memory write operation timing can differ depending on the current content and data being written. **Note:** The EPC read operation for NFC memory is limited to a maximum data rate of 256Kbps. Using data rates above 256Kbps will result in read operations returning an error code.



Overview (NFC)

The em|echo corresponds to the latest generation of NFC devices offering innovative and enriched features.

The em|echo supports ISO/IEC 14443-3 Type A standard with data rate at 106kbps and complies with the NFC Forum Type 2 specification.

The NFC memory offers R/W user's memory structured by segments and memory pages. The NFC memory contains the NFC capability container, the NDEF message and other proprietary data.

The em|echo offers the maximum of flexibility in terms of security. The user has also the possibility to select a 4-byte password with an optional and programmable limit of unsuccessful trials.

Each em|echo chip is delivered with a unique 7-byte ID number programmed at wafer level.

The NFC memory is also accessible through EPC interface as specified later on.

The NFC specific mechanisms and features don't influence EPC functionality excluding memory sharing and mechanisms which are explicitly described.

Overview (EPC)

The em|echo is an EPC RFID IC compliant with ISO/IEC 18000-63 and EPC Gen2 V2. It supports the core Tag Alteration and Alteration EAS application requirements to provide data privacy and EAS capability.

Each chip is provided with a 96-bit inalterable unique identifier to ensure full traceability. The em|echo is providing two optional configurations of the memory. (128-bit EPC+160-bit USER or 224-bit EPC + 64-bit USER) In both cases also 16-bit PC, 32-bit kill password, and 32-bit access password, and the support of ISO or EPC data structures.

The em|echo achieves a typical read sensitivity of -16 dBm at IC level (25us TARI, 256KHz BLF, Miller 4 encoding), and a typical write sensitivity of -11 dBm.

em|echo supports the optional *BlockWrite* command, enabling rapid EPC encoding.

The EPC memory is also accessible through NFC interface as specified later on.

The EPC specific mechanisms and features don't influence NFC functionality excluding memory sharing and mechanisms which are explicitly described.

Memory Access Arbitration


The NFC and EPC interfaces have access to both the NFC memory and the EPC memory. No priority is given to either air interface. The memories cannot be accessed in parallel and memory access arbitration is performed on a per command basis as they are received over the air interfaces.



Functional Description

States and Transitions

State diagram



States description

As soon as the em|echo enters RF operating field (HF or UHF), the energy from the operating field is extracted to power the em|echo. It's not distinguished if HF or UHF field is present. Also both fields can be present at the same moment.

Firstly the Power-On is released and then the em|echo initialization follows by reading initial values from NVM memory during INITIALIZATION. The em|echo stays quiet and ignores all incoming communication.

If UHF field is present EPC mode is available (if not killed) after INITIALIZATION and EPC interface is ready to execute commands.

If HF field is present NFC mode is available after INITIALIZATION and NFC interface is ready to execute commands.


If both fields are present NFC mode and EPC mode are available and will execute commands in the first in first served basis.



NFC Functional Description

Interface states and transitions

State diagram



Not mentioned transitions are described in the below text:

- a) There is the transition to IDLE state if unexpected command is detected and the em|echo is in READY or ACTIVE or SECURE state and if em|echo was never been before in the HALT state.
- b) There is the transition to HALT state if u*nexpected* command is detected and the em|echo is in READY or ACTIVE or SECURE state and if em|echo was at least once in the HALT state.

The following symbols apply for the state diagram above:

AC	ANTICOLLISION command (matched UID)
SELECT CL2	SELECT Cascade Level 2 command (matched UID)
REQA, WUPA, HLTA	ISO/IEC 14443-3 commands
unexpected	transmission error detected or unexpected frame
READ(0)	NFC Forum Type 2 READ command from block address 0



States description

NFC_QUIET

The em|echo is powered and after INITIALIZATION it listens for commands in this state. *IF* privacy mode is selected then there is transition to PRIVACY state *ELSE* transition to IDLE state.

PRIVACY

In the PRIVACY state it waits for successful LOGIN command and then there is transition to IDLE state.

During PRIVACY the em|echo is not replying to any ISO14443 communication during this state.

IDLE

In the IDLE state it listens for commands. The only REQA and WUPA commands are valid in this state to reach READY state.

See also [ISO_14443_3].

READY

In the READY state, the bit frame anti-collision method shall be applied. Cascade levels are handled inside this state to get the complete UID. If SELECT CL2 is completed then there is transition to ACTIVE state.

The ACTIVE state is reached also after READ command with parameter addressing block 0. If more PICCs are responding at the same moment to READ(0) then PCD can see the collision because as part of the answer message is unique UID and PCD can continue accordingly. READ(0) can be initiated by PCD in any stage inside READY state.

See also [ISO_14443_3].

HALT

This state is reached after HLTA command received in ACTIVE or SECURE states.

The only WUPA command can initiate the transition from HALT state to READY state. Any other commands received in HALT state are interpreted as an error and em|echo remains in HALT state. During HALT the em|echo stays quiet and ignores all incoming communication except WUPA command.

See also [ISO_14443_3].

ACTIVE

In ACTIVE state the em|echo is selected to communicate with PCD. Operations over memory are performed with respect to lock bits.



SECURE

The successful authentication by LOGIN provides the em|echo to SECURE state. It enhances the em|echo to provide additional services which are not allowed in the ACTIVE state.

Following services are additionally specified in SECURE state:

- o change password
- o the PWD_PROT_ADDR address protection is ignored (like 7Fh set)
- PRIVACY

SECURE state is lost when:

- o Power down
- Unexpected command
- HLTA command

Proprietary options and features

Privacy

This option is represented by PRIVACY state where the successful LOGIN command is expected. The emJecho replies only to the successful authentication by LOGIN command in this state.

It allows avoiding any chip tracking if needed. The chip is invisible for any reader.

The Privacy option can be enabled or disabled by the EN_DIS_PRIVACY command in SECURE state. The new configuration is valid after next chip Power-up.

ACCESS counter

ACCESS counter represents a counter which is incremented once after Power-up when the first read command is received (READ, READ_MULTIPLE_BLOCKS). This option can be enabled or disabled by the appropriate configuration bit.

The ACCESS counter is anti-tearing mechanism proof.

If the ACCESS counter reaches maximum value (100 000 decimal) then next incrementations are blocked.

A status of the counter can be read by READ_COUNTER command.

The ACCESS counter is available also through memory sharing via EPC interface.

Memory protection

The memory can be protected against writing and/or reading.

It is controlled by:

- Static Lock bits
- Dynamic lock bits
- Password protection address
- o Sharing Lock Bytes
- SECURE vs ACTIVE state

Limit of unsuccessful LOGINs

The number of unsuccessful password authentications, in ACTIVE state, can be optionally limited. When the limit specified by PWD_LIM is reached then a security timeout (100 ms typical) is initiated and any following LOGIN is ignored until the security timeout has expired. If the unsuccessful LOGIN counter is disabled then security timeout is ignored.

If the successful LOGIN is received before internal counter saturated then internal counter is cleared and there is again available maximum number of attempts defined by PWD_LIM.

In PRIVACY state this feature is not available.



NFC Memory organization

The memory is divided in blocks containing 4 bytes each.

NFC Block		Bytes With	nin a Block		Access Type	Memory	
Address (decimal)	MSB Byte 0	Byte 1	Byte 2	LSB Byte 3	(unless password protected or locked)	Туре	
0	UID0	UID1	UID2	BCC0	Read Only	NVM NFC	
1	UID3	UID4	UID5	UID6	Read Only		
2	BCC1	RFU	Static Lock0	Static Lock1	Read & Write 1's	NVM NFC	
3	CC0	CC1	CC2	CC3	Read & Write	NVM NFC	
4	Data0	Data1	Data2	Data3			
5	Data4	Data5	Data6	Data7	Deed 8 With		
					Read & Write	NVM NFC	
63	Data236	Data237	Data238	Data239			
64 to 79	EPC	c memory mappir	ng (see tables be	low)	see below	NVM EPC	
80	Dynamic Lock0	Dynamic Lock1	Dynamic Lock Lock	RFU	Read & Write 1's	NVM NFC	
81	RFU	RFU	RFU	IC Config 0			
82	IC Config 1 Config Locks	IC Config 1 Config Locks	RFU	RFU	Read & Write	NVM NFC	
83	IC Config 2	RFU	RFU	RFU			
84	IC Config 3 EPC Privacy Select	RFU	IC Config 3 EPC Privacy Set	RFU	Read 0's & Write	NVM EPC	
85	4 Byte Password0	4 Byte Password1	4 Byte Password2	4 Byte Password3	Read 0's & Write	NVM NFC	
86	PACK0	PACK1	2 Byte Password0	2 Byte Password1	Redu 0 S & White		
87	32 Byte Signature0	32 Byte Signature1	32 Byte Signature2	32 Byte Signature3			
					Read & Write	NVM NFC	
94	32 Byte Signature28	32 Byte Signature29	32 Byte Signature30	32 Byte Signature31			
95	NFC Sharing Read Lock0	NFC Sharing Read Lock1	NFC Sharing Read Lock2	NFC Sharing Read Lock3			
96	NFC Sharing Write Lock0	NFC Sharing Write Lock1	NFC Sharing Write Lock2	NFC Sharing Write Lock3	Dood 8 Minte		
97	EPC Sharing Read Lock0	EPC Sharing Read Lock1	RFU	RFU	Read & Write	NVM NFC	
98	EPC Sharing Write Lock0	EPC Sharing Write Lock1	RFU	RFU			

The NFC interface access to blocks 64 to 79 (EPC mapped memory) is controlled first by the NFC password protection and locks used for the NFC User memory and subsequently by the EPC locks used by the EPC interface unless stated otherwise in this document.

The NFC interface has read/write access to the EPC mapped memory but only as permitted by Gen2V2config word byte0.

Block 64 is read/write from the NFC interface when Kill Pwd $[1:0] = 00_2$ or 01_2 and is both read and write protected from the NFC interface when Kill Pwd $[1:0] = 10_2$ or 11_2 .

Block 65 is read/write from the NFC interface when Access Pwd $[1:0] = 00_2$ or 01_2 and is both read and write protected from the NFC interface when Access Pwd $[1:0] = 10_2$ or 11_2 .

Blocks 66 to 68 can always be read but are always write protected from the NFC interface.

Blocks 69 to 78 can always be read but are write protected from the NFC interface when EPC $[1:0] = 10_2$ or 11_2 .

Blocks 2, 3, 79, 80, 83, 84 are anti-tearing mechanism protected.



EPC Memory Mapping for Small EPC

NFC Block	EPC MEMORY		Bytes With	iin a Block		Access Type (unless password	Memory	
Address (decimal)	BANK	MSB Byte 0	Byte 1	Byte 2	LSB Byte 3	protected or locked)	Туре	
64	RESERVED	Word 0 : Kill Pa	ssword MSW	Word 1 : Kill Pas	sword LSW	Read & Write	NVM EPC	
65	RESERVED	Word 2 : Access	s Password MSW	Word 3 : Access	Password LSW	Reau & White		
66		W	ord 0	Wo	rd 1		ROM / NVM EPC	
67	TID	W	ord 2	Wo	rd 3	Read Only		
68		Word 4		Word 5				
69		Word 0 :		Word 1 : StoredPC		Read & Write	Computed / NVM EPC	
70	550/111	Word 2 : SC	GTIN-96 MSW	Word 3				
71	EPC/UII	Word 4		Word 5		Read & Write	NVM EPC	
72		Word 6		Word 7 : SGTIN-96 LSW				
73		W	ord 8	Wo	rd 9			
74		W	ord 0	Wo	rd 1			
75		W	ord 2	Wo	rd 3			
76	USER	W	ord 4	Wo	rd 5	Read & Write	NVM EPC	
77		Word 6 Word 8		Word 7				
78				Wo	rd 9			
79	N/A	Gen2V2 Configuration (see Gen2V2config Word)			Read & Write 1's	Computed / NVM EPC		

NOTE: EPC Memory Bank example for SGTIN-96 encoding.

EPC Memory Mapping for Large EPC

NFC Block	EPC MEMORY		Bytes With	Access Type	Memory		
Address (decimal)	BANK	MSB Byte 0	Byte 1	Byte 2	LSB Byte 3	(unless password protected or locked)	Туре
64	RESERVED	Word 0 : Kill Pa	ssword MSW	Word 1 : Kill Pas	ssword LSW		
65	RESERVED	Word 2 : Acces	s Password MSW	Word 3 : Access	Password LSW	Read & Write	NVM EPC
66		W	ord 0	Wo	ord 1		
67	TID	W	ord 2	Wo	ord 3	Read Only	ROM / NVM EPC
68		Word 4		Word 5			
69		Word 0 :	Word 0 : StoredCRC Word 1 : StoredPC Rea		Word 1 : StoredPC		Computed / NVM EPC
70		Word 2 : SG	TIN-198 MSW	Word 3			
71		W	ord 4	Wo	ord 5		
72	EPC/UII	W	ord 6	Wo	ord 7		
73		W	ord 8	Wo	ord 9	Read & Write	NVM EPC
74		Wo	ord 10	Word 11			
75		Wo	ord 12	Wo	rd 13		
76		Word 14 : S	Word 14 : SGTIN-198 LSW		rd 15		
77	USER	ER Word 0 Word 2		Wo	ord 1	Read & Write	
78	USER			Word 3		Redu & White	NVM EPC
79	N/A	Gen2	V2 Configuration (s	see Gen2V2config	Word)	Read & Write 1's	Computed / NVM EPC

NOTE: EPC Memory Bank example for SGTIN-198 encoding.





Memory Content at Delivery

At chip delivery, all memory is programmed to 00h if not stated differently.

The Capability Container (CC) is programmed during the IC production according to NFC Forum Type 2 Tag specification as follows:

Capability Container (CC)						
Field name Value at delivery (Hex)		Description				
CC0	E1h	E1h indicates that NDEF data is present inside the tag				
CC1	10h	10h indicates support for version 1.0 of the [NFC_T2TOP] specification				
CC2	1Eh	indicates 240 bytes of memory size assigned to the data area (240/8)				
CC3	00h	indicates read and write access granted to User's memory and CC area without any security				

At chip delivery, the byte PWD_PROT_EPC+PWD_PROT_ADDR value is programmed to FFh.

UID is programmed and write protected before delivery.

UID is defined as follows:

UID Number					
Field name [bits range]	Value at delivery (Hex)	Description			
UID0	16h	IC manufacturer Code			
UID1 & UID2	16h	6 bit IC ID 16h corresponds to em echo			
	001h	10 bit Customer ID (standard version)			
BCC0	calculated	in accordance with ISO/IEC 14443-3 defined as CT \oplus UID0 \oplus UID1 \oplus UID2 CT – Cascade Tag Type A (= 88h)			
UID3 & UID4 & UID5 & UID6	unique	32-bit Unique Serial Number (same as in EPC TID)			
BCC1	calculated	in accordance with ISO/IEC 14443-3 defined as UID3 ⊕ UID4 ⊕ UID5 ⊕ UID6			

Lock Control TLV			
Field name [bits range] Value at (Hex)		Description	
Data0	01h	T Field	
Data1	03h	L Field	
Data2	A0h	V Field defining Lock Position	
		V Field defining Lock Size	
		V Field defining Lock Page Control	

Empty NDEF message TLV			
Field name [bits range]	Value at delivery (Hex)	Description	
Data5	03h	T Field	
Data6	00h	L Field	

Terminator TLV		
Field name [bits range]	Value at delivery (Hex)	Description
Data7	FEh	T Field



Static Lock bytes

See [NFC_T2TOP] for bits functionality explanation.

The purpose of Static Lock bytes is to allow locking of blocks 2 to 15 against writing.

The setting of static lock bits is irreversible: if the appropriate bit of the lock bytes is set, it cannot be reset to '0'.

If all bits are set to 0 then the Capability Container and User memory (Blocks 4 to 15) of the tag can be read and written.

If all bits are set to 1 then the Capability Container and User memory (Blocks 4 to 15) of the tag can only be read.

The Static Lock bytes have no effect on the EPC interface. The corresponding NFC_WLOCK bits in the NFC sharing "write" lock bytes must be set = 1 to prevent the EPC interface from writing the User data values. The NFC_WLOCK_CC bit in the NFC sharing "write" lock bytes must be set = 1 to prevent the EPC interface from writing the Capability Container value.

It is also possible to lock individual blocks against writing as defined below:

Static_Lock0 Byte					
Field name	Value at delivery (Hex)	Description			
bit 7	0	if bit is zero then block 7 is writable otherwise it is read-only protected			
bit 6	0	if bit is zero then block 6 is writable otherwise it is read-only protected			
bit 5	0	if bit is zero then block 5 is writable otherwise it is read-only protected			
bit 4	0	if bit is zero then block 4 is writable otherwise it is read-only protected			
bit 3	0	if bit is zero then block CC is writable otherwise it is read-only protected			
bit 2	0	if bit is set then Static_Lock1[7:2] can no longer be changed			
bit 1	0	if bit is set then Static_Lock1[1:0] and Static_Lock0[7:4] can no longer be changed			
bit 0	0	if bit is set then Static_Lock0[3] can no longer be changed			

Static_Lock1 Byte		
Field name	Value at delivery (Hex)	Description
bit 7	0	if bit is zero then block 15 is writable otherwise it is read-only protected
bit 6	0	if bit is zero then block 14 is writable otherwise it is read-only protected
bit 5	0	if bit is zero then block 13 is writable otherwise it is read-only protected
bit 4	0	if bit is zero then block 12 is writable otherwise it is read-only protected
bit 3	0	if bit is zero then block 11 is writable otherwise it is read-only protected
bit 2	0	if bit is zero then block 10 is writable otherwise it is read-only protected
bit 1	0	if bit is zero then block 9 is writable otherwise it is read-only protected
bit 0	0	if bit is zero then block 8 is writable otherwise it is read-only protected



Capability container (CC)

See [NFC_T2TOP] for bits functionality explanation.

NFC User memory

The memory area available from block 4 to 63 is dedicated for NFC data. The protection by Static Lock bytes or Dynamic Lock bytes may be applied to write protect the NFC data from writing via the NFC interface.

The corresponding NFC_WLOCK bits in the NFC sharing "write" lock bytes must be set = 1 to prevent the EPC interface from writing the User data values.

EPC mapped memory

The memory area available from block 64 to 79 is dedicated for the mapping of EPC memory. The same memory protection rules can be applied as for NFC User memory.





Gen2V2config Word

The NFC interace may only write this word in SECURE state with PWD_LIM \neq 0.

Byte 0

MSB							LSB
Kill Pwd 1	Kill Pwd 0	Access Pwd 1	Access Pwd 0	EPC 1	EPC 0	User 1	User 0
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

See [EPC_Gen2v2] LOCK command for bits functionality explanation. Setting of bits in Byte 0 is irreversible by NFC interface. If the appropriate pair of bits is not "00", it cannot be changed.

Byte 1

MSB							LSB
Killed State	0	0	0	0	0	0	0
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

See [EPC_Gen2v2] Killed State for bits functionality explanation. Byte 1 is READ ONLY.

Byte 2

MSB							LSB
NR	Н	n	Hide EPC	Hide TID 1	Hide TID 0	Hide User	Reduce Range
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

See [EPC_Gen2v2] XPC_W1 Word and UNTRACEABLE command for bits functionality explanation.





Byte 3

if Short EPC memory

MSB							LSB
UHF Power	Block 0 Locked	Block 1 Locked	Block 2 Locked	Block 3 Locked	Block 4 Locked	0	0
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

if Large EPC memory

MSB							LSB
UHF Power	Block 0 Locked	Block 1 Locked	0	0	0	0	0
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

UHF_Power – can be used to indicate if the UHF rectifier is providing power when HF field is not present

'0' – the indicator is reset when the chip goes to power down (powered neither from EPC nor NFC) '1' – the indicator is set when Gen2V2config word is read by READ or READ_MULTIPLE_BLOCKS command

See [EPC_Gen2v2] BLOCKPERMALOCK command for other bits functionality explanation.

Setting of bits in Byte 3 is irreversible by NFC interface: if the appropriate bit is set, it cannot be changed back to 0.



Dynamic Lock bytes

See [NFC_T2TOP] for bits functionality explanation.

Setting of dynamic lock bits is irreversible: if the appropriate bit is set, it cannot be changed back to 0.

The Dynamic Lock bytes have no effect on the EPC interface. The corresponding NFC_WLOCK bits in the NFC sharing "write" lock bytes must be set = 1 to prevent the EPC interface from writing the User data values.

Byte 0

MSB							LSB
LOCK BLOCK 44-47	LOCK BLOCK 40-43	госк вгоск 36-39	LOCK BLOCK 32-35	LOCK BLOCK 28-31	LOCK BLOCK 24-27	LOCK BLOCK 20-23	LOCK BLOCK 16-19
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

LOCK_BLOCK - if the bit is set then the appropriate memory block is write protected

Byte 1

MSB							LSB
LOCK BLOCK 76-79	LOCK BLOCK 72-75	LOCK BLOCK 68-71	LOCK BLOCK 64-67	LOCK BLOCK 60-63	LOCK BLOCK 56-59	LOCK BLOCK 52-55	LOCK BLOCK 48-51
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

LOCK_BLOCK - if the bit is set then the appropriate memory block is write protected

Byte 2

MSB							LSB
BL 72-79	BL 64-71	BL 56-63	BL 48-55	BL 40-47	BL 32-39	BL 24-31	BL 16-23
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

BL - if the bit is set then the appropriate memory LOCK_BLOCK bit is protected against update

Byte 3 – RFU




IC Configuration 0 word

When it is changed then the new value is accepted after Power-Up.

The ICCFG_LOCK bit in IC Configuration 1 word has no effect on the EPC interface. The NFC_WLOCK_81 bit in the NFC sharing "write" lock bytes must be set = 1 to prevent the EPC interface from writing the IC Configuration 0 word value.

Byte 0, 1, 2 - RFU

Byte 3



PWD_PROT_EPC – defines if the EPC mapped memory is protected by PWD_PROT_ADDR

'0' - protected by PWD_PROT_ADDR

'1' – no PWD_PROT_ADDR protection applied **StartAddr, AddrBlock** parameters of read/write command has to address EPCmapped memory

PWD_PROT_ADDR – defines the start block address from which the memory protection is enabled when not in SECURE state

Valid address range for PWD_PROT_ADDR byte is from 00h to 7Fh.

The memory protection type is defined by PROT_TYPE bit.

Password protection has no effect on the EPC interface. The corresponding NFC_RLOCK bits and NFC_WLOCK bits in the NFC sharing "read" lock bytes and "write" lock bytes must be set = 1 to prevent the EPC interface from reading and writing the User data values.



IC Configuration 1 word

When it is changed then the new value is accepted after Power-Up.

The ICCFG_LOCK bit in IC Configuration 1 word has no effect on the EPC interface. The NFC_WLOCK_82 bit in the NFC sharing "write" lock bytes must be set = 1 to prevent the EPC interface from writing the IC Configuration 1 word value.

Byte 0

MS	в							LSB
PROT TYPE		ICCF6_LOCK	ICCFG3_LOCK	ACCESS_CNT_EN	ACCESS_PROT_TYPE		PWD_LIM	
bit	7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

PROT_TYPE - the memory protection type related to PWD_PROT_ADDR

'0' - write access is protected when not in SECURE states

 $^{\rm '1'}$ – read & write access is protected when not in SECURE states

ICCFG_LOCK

'0' – IC Configuration 0, 1, and 2 words unprotected

'1' – IC Configuration 0, 1, and 2 words permanently protected against update ICCFG3_LOCK

'0' - IC Configuration 3 word unprotected

'1' – IC Configuration 3 word permanently protected against update

ACCESS_CNT_EN

'0' - ACCESS counter disabled (not incremented during the first read command)

'1' - ACCESS counter enabled

ACCESS_PROT_TYPE – defines readability of ACCESS counter (READ_COUNTER)

'0' – ACCESS counter readable in ACTIVE or SECURE states

'1' - ACCESS counter readable only in SECURE state

PWD_LIM

'000' - unsuccessful LOGIN counter disabled

'001'-'111' - defines maximum number of unsuccessful LOGINs

Byte 1

MS	SB							LSB
		0	0	0	0	0	0	0
bit	t 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

SIG_LOC

'0' - 32 Byte Signature memory is unprotected

'1' – 32 Byte Signature memory is permanently protected against update from both NFC and EPC. Setting of SIG_LOCK bit is irreversible from both NFC and EPC interface: if the appropriate bit is set, it cannot be changed back to 0.

Byte 2, 3 – RFU



IC Configuration 2 word

When it is changed then the new value is accepted after Power-Up.

The ICCFG_LOCK bit in IC Configuration 1 word has no effect on the EPC interface. The NFC_WLOCK_83 bit in the NFC sharing "write" lock bytes must be set = 1 to prevent the EPC interface from writing the IC Configuration 2 word value.

Byte 0

MSB							LSB
PRIVACY_EN	0	0	0	0	0	0	0
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

PRIVACY_EN – selects in which state the NFC interface will go after INITIALIZATION; this bit can be changed also by EN_DIS_PRIVACY custom command.

'0' - to IDLE NFC state

'1' - to PRIVACY state (answering only to LOGIN with correct 2 Byte Password)

Byte 1, 2, 3 – RFU



IC Configuration 3 word

This word is WRITE ONLY for the NFC interface and is as defined below.

The NFC interace may only write this word in SECURE state with PWD_LIM $\neq 0$.

The ICCFG3_LOCK bit in IC Configuration 1 word is the only lock bit that prevents the NFC interface from writing to the IC Configuration 3 word which updates either the StoredPC word or the Gen2V2config word in EPC memory. This word is read and write protected for the EPC interface and error code is replied.

Byte 0

MSB							LSB
0	0	0	0	0	0	0	EPC Privacy
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

See section on EPC Privacy Features.

EPC Privacy - selects which of the EPC privacy settings are selected for write operations.

- '0' EPC privacy settings in the Gen2V2config word
- '1' EPC privacy settings in the StoredPC word

Byte 1 – RFU

Byte 2

EPC Privacy = 0

MSB							LSB
0	0	N	Hide EPC	Hide TID 1	Hide TID 0	Hide User	Reduce Range
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0



MSB							LSB
0	StoredPC L 3	StoredPC L 2	StoredPC L 1	StoredPC L 0	0	0	0
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

See [EPC_Gen2v2] StoredPC Word, XPC_W1 Word and UNTRACEABLE command for all other bits functionality explanation.

Byte 3 – RFU



4 Byte Password

The 4 Byte Password is the data which is compared to password as part of the LOGIN command to enter SECURE state from ACTIVE state.

The 4 Byte Password is permanently read protected (zeros are read) via the NFC interface.

The NFC_RLOCK_85 bit in the NFC sharing "read" lock bytes must be set = 1 to prevent the EPC interface from reading the 4 Byte Password value. The NFC_WLOCK_85 bit in the NFC sharing "write" lock bytes must be set = 1 to prevent the EPC interface from writing the 4 Byte Password value.

PACK

The PACK is the 16-bit data which is compared to password as part of the LOGIN command to enter IDLE state from PRIVACY state and the PACK is sent as response to LOGIN command.

The PACK is permanently read protected (zeros are read) via the NFC interface.

The NFC_RLOCK_86 bit in the NFC sharing "read" lock bytes must be set = 1 to prevent the EPC interface from reading the PACK value. The NFC_WLOCK_86 bit in the NFC sharing "write" lock bytes must be set = 1 to prevent the EPC interface from writing the PACK value.

2 Byte Password

The 2 Byte Password is the data which is compared to password as part of the LOGIN command to enter IDLE state from PRIVACY state.

The 2 Byte Password is permanently read protected (zeros are read) via the NFC interface.

The NFC_RLOCK_86 bit in the NFC sharing "read" lock bytes must be set = 1 to prevent the EPC interface from reading the 2 Byte Password value. The NFC_WLOCK_86 bit in the NFC sharing "write" lock bytes must be set = 1 to prevent the EPC interface from writing the 2 Byte Password value.

32 Byte Signature

The 32 Byte Signature is a 256-bit memory for a digital signature or for general use.

The NFC_RLOCK_32B bit in the NFC sharing "read" lock bytes must be set = 1 to prevent the EPC interface from reading the Signature value. The NFC_WLOCK_32B bit in the NFC sharing "write" lock bytes must be set = 1 to prevent the EPC interface from writing the Signature value.



NFC sharing "read" Lock Bytes

The following bytes control sharing of NFC memory reading via the EPC interface. NFC_RLOCK – if the bit is set then the appropriate memory block(s) is/are protected against reading via the EPC interface.

Byte 0

Μ	SB							LSB
	NFC_RLOCK_16_19	NFC_RLOCK_12_15	NFC_RLOCK_8_11	NFC_RLOCK_4_7	HF_RLOCK_CC = 0	HF_RLOCK_2 = 0	HF_RLOCK_1 = 0	HF_RLOCK_0 = 0
bi	t 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

Byte 1

MSB							LSB
NFC_RLOCK_48_51	NFC_RLOCK_44_47	NFC_RLOCK_40_43	NFC_RLOCK_36_39	NFC_RLOCK_32_35	NFC_RLOCK_28_31	NFC_RLOCK_24_27	NFC_RLOCK_20_23
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

Byte 2

MSB							LSB
NFC_RLOCK_84 = 1	NFC_RLOCK_83	NFC_RLOCK_82	NFC_RLOCK_81	NFC_RLOCK_80	NFC_RLOCK_60_63	NFC_RLOCK_56_59	NFC_RLOCK_52_55
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

Byte 3

MSB							LSB
HF_RLOCK_98	HF_RLOCK_97	HF_RLOCK_96	HF_RLOCK_95	NFC_RLOCK_32B	0	NFC_RLOCK_86 = 1	NFC_RLOCK_85 = 1
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0



NFC sharing "write" Lock Bytes

The following bytes control sharing of NFC memory writing via the EPC interface. NFC_WLOCK – if the bit is set then the appropriate memory block(s) is/are protected against writing via the EPC interface.

Byte 0

MSB							LSB
NFC_WLOCK_16_19	NFC_WLOCK_12_15	NFC_WLOCK_8_11	NFC_WLOCK_4_7	NFC_WLOCK_CC	NFC_WLOCK_2	HF_RLOCK_1 = 1	HF_RLOCK_0 = 1
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

Byte 1

MSB							LSB
NFC_WLOCK_48_51	NFC_WLOCK_44_47	NFC_WLOCK_40_43	NFC_WLOCK_36_39	NFC_WLOCK_32_35	NFC_WLOCK_28_31	NFC_WLOCK_24_27	NFC_WLOCK_20_23
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

Byte 2

MSB							LSB
NFC_WLOCK_84 = 1	NFC_WLOCK_83	NFC_WLOCK_82	NFC_WLOCK_81	NFC_WLOCK_80	NFC_WLOCK_60_63	NFC_WLOCK_56_59	NFC_WLOCK_52_55
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

Byte 3

MSB							LSB
NFC_WLOCK_98	NFC_WLOCK_97	NFC_WLOCK_96	NFC_WLOCK_95	NFC_WLOCK_32B	0	NFC_WLOCK_86	NFC_WLOCK_85
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

30



EPC sharing "read" Lock Bytes

The following bytes control sharing of EPC memory reading via the NFC interface.

EPC_RLOCK – if the bit is set then the appropriate memory block(s) is/are protected against reading via the NFC interface. Zeros are read from the block when the appropriate bit is set.

Byte 0

[MSB							LSB
	UHF_RLOCK_71	UHF_RLOCK_70	UHF_RLOCK_69	UHF_RLOCK_68	UHF_RLOCK_67	UHF_RLOCK_66	UHF_RLOCK_65	UHF_RLOCK_64
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

Byte 1

MSB							LSB
UHF_RLOCK_79	UHF_RLOCK_78	UHF_RLOCK_77	UHF_RLOCK_76	UHF_RLOCK_75	UHF_RLOCK_74	UHF_RLOCK_73	UHF_RLOCK_72
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

Byte 2, 3 – RFU



EPC sharing "write" Lock Bytes

The following bytes control sharing of EPC memory writing via the NFC interface. EPC_WLOCK – if the bit is set then the appropriate memory block(s) is/are protected against writing via the NFC interface.

Byte 0

MSB							LSB
UHF_WLOCK_71	04_WLOCK_70	69_MLOCK_69	UHF_WLOCK_68 = 1	UHF_WLOCK_67 = 1	UHF_WLOCK_66 = 1	UHF_WLOCK_65	UHF_WLOCK_64
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

Byte 1

MSB							LSB
UHF_WLOCK_79	UHF_WLOCK_78	UHF_WLOCK_77	04_WLOCK_76	UHF_WLOCK_75	UHF_WLOCK_74	UHF_WLOCK_73	UHF_WLOCK_72
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

Byte 2, 3 – RFU



NFC Command set

Summary of commands

Command	Command code	ISO/IEC 14443 Type A	NFC Forum Type 2
Request A	'26h'	REQA	SENS_REQ
Wake-up A	'52h'	WUPA	ALL_REQ
Anti-collision Cascade Level 1	'93h 20h'	Anti-collision CL1	SDD_REQ CL1
Select Cascade Level1	'93h 70h'	Select CL1	SEL_REQ CL1
Anti-collision Cascade Level 2	'95h 20h'	Anti-collision CL2	SDD_REQ CL2
Select Cascade Level2	'95h 70h'	Select CL2	SEL_REQ CL2
Halt A	'50h 00h'	HLTA	SLP_REQ
READ	'30h'	-	READ
WRITE	'A2h'	-	WRITE
SECTOR_SELECT	'C2h'	-	SECTOR SELECT
READ_MULTIPLE_BLOCKS	'3Ah'	-	-
READ_COUNTER	'39h'	-	-
EN_DIS_PRIVACY	'3Fh'	-	-
LOGIN	'1Bh'	-	-

Commands and states

The table below shows which commands are supported in which states. If a command is not supported then em|echo doesn't respond.

Command	PRIVACY	IDLE	HALT	READY	ACTIVE	SECURE	
Request A							
Wake-up A			•				
Anti-collision Cascade Level 1							
Select Cascade Level1							
Anti-collision Cascade Level 2							
Select Cascade Level2							
Halt A						•	
READ				■ 1)			
WRITE					•		
SECTOR_SELECT					•		
READ_MULTIPLE_BLOCKS							
READ_COUNTER							
EN_DIS_PRIVACY							
LOGIN	■ 2)				■ 3)		
the command is supported in the appropriate state							

Note 1: only reading from address 0 is supported in READY state

Note 2: PACK + 2 Byte Password LOGIN

Note 3: 4 Byte password LOGIN

If command is not supported in the appropriate state then the command is not executed and PICC stays quiet and there is transition to IDLE or HALT state as explained in chapter "State diagram".



Timing

The communication between PCD and em|echo is composed of PCD command and em|echo answer. The communication is always initiated by PCD.

Any PCD command begins with Start of communication symbol and finishes with End of communication symbol according to [ISO_14443_3].

ISO14443-3 commands

See [ISO_14443_3].

ACK and NACK responses

4 bits are used as a response if no data are return on a command.

"1010" - ACK
"0000" - NACK if wrong command argument(s)
"0001" - NACK if parity or CRC error
"0100" - NACK if addressed NVM is currently used by the second interface
"0101" - NACK if writing to NVM is forbidden (a power is low)
{*Bits order - 3210*}

See also [NFC_T2TOP].



NFC commands

READ

The READ command is compliant to [NFC_DigitalSpec] The command format is as below.

PCD command			IC answer(s)				
				1			
30h	AddrBlock	CRC					
1 Byte	1 Byte	2 Bytes		_			
			T _{READ}				
				DATA	CRC		
				16 Bytes	2 Bytes		
			Тласк				
				NACK			
				4 bits]		
Cor	nmand Code	30h	30h				
A	ddrBlock	first block's add	first block's address				
	DATA	16-byte read fro	16-byte read from memory				
	CRC	CRC according	CRC according to [ISO_14443_3]				
	NACK	according to ch	according to chapter "ACK and NACK responses"				

For a command descriptions see also [NFC_T2TOP].

If PROT_TYPE = '1'

In ACTIVE state

If **AddrBlock** is equal or higher than PWD_PROT_ADDR address then there is NACK answer.. There is a roll-over mechanism implemented. It allows continuing reading from address 00h when the (PWD_PROT_ADDR-1) address is reached.

In SECURE state can be addressed the whole available memory.

If PROT_TYPE = '0'

PWD_PROT_ADDR is not cared and the whole memory is available.





WRITE

The WRITE command is compliant to [NFC_DigitalSpec] The command format is as below.

PCD command				IC answer(s)			
A2h	AddrBlock	DATA	CDC		1 1		
A2n	AddrBlock	DATA	CRC				
1 Byte	1 Byte	4 Bytes	2 Bytes				
				TWRITE			
					ACK		
					4 bits		
				Тласк			
					NACK		
					4 bits		
Com	mand Code	A2h					
A	ddrBlock	the address of a block	the address of a block to be written				
	DATA	4-byte data					
	CRC	CRC according to [ISC	CRC according to [ISO_14443_3]				
	ACK	according to chapter "	according to chapter "ACK and NACK responses"				
	NACK	according to chapter "ACK and NACK responses"					

For a command descriptions see also [NFC_T2TOP].

In ACTIVE state

If **AddrBlock** is equal or higher than PWD_PROT_ADDR address then there is NACK answer.

In SECURE state can be addressed the whole available memory.



SECTOR_SELECT

The SECTOR_SELECT command is compliant to [NFC_DigitalSpec] The command format is as below.

PCD command				IC answ	ver(s)
]	Γ	
C2h	FFh	CRC			
1 Byte	1 Byte	2 Bytes			
				_	
			TNACK		
				NACK	
				4 bits	
Com	mand Code	C2h			
	FFh	constant			
	CRC	CRC according	to [ISO_14443_3]		
	NACK	according to ch	apter "ACK and NACK resp	oonses"	

For a command descriptions see also [NFC_T2TOP].



Proprietary commands

READ_MULTIPLE_BLOCKS

This command returns as an answer a content of the memory. The StartBlock and EndBlock parameters are sent as part of the command by PCD as specified below. The command format is as below.

	PCD	command			IC ans	wer(s)		
					l			
3Ah	StartBlock	EndBlock	CRC					
1 Byte	1 Byte	1 Byte	2 Bytes		_			
				TREAD_MULTIPLE_BLOCKS				
					DATA	CRC		
					4*nblocks	2 Bytes		
				TNACK				
					NACK			
					4 bits			
						,		
Cor	mmand Code	3Ah						
(StartBlock	an addr	ess of a first bl	ock to be read				
	EndBlock	an addr	ess of a last blo	ock to be read				
	DATA a content of the memory (the size in bytes is 4*number of read blocks)							
	CRC	CRC ac	cording to [ISC	0_14443_3]				
	NACK according to chapter "ACK and NACK responses"							

The EndBlock must be always higher or equal than StartBlock address otherwise NACK is returned.

If PROT_TYPE = '1'

In ACTIVE state

If **StartBlock** or **EndBlock** is equal or higher than PWD_PROT_ADDR address then there is NACK answer.

In SECURE state can be addressed the whole available memory.

If PROT_TYPE = '0'

PWD_PROT_ADDR is not cared and the whole memory is available.



READ_COUNTER

This command returns as an answer a content of 24-bit counter. The AddrCount is sent as part of the command by PCD.

The command format is as below.

	PCD comm	and		IC ans	swer(s)					
39h	AddrCnt	CRC]	Ī	ľ					
1 Byte	1 Byte	2 Bytes								
]						
				DATA	CRC					
				3 Bytes	2 Bytes					
				7						
			TNACK		_					
				NACK						
				4 bits						
Con	nmand Code	39h								
	AddrCnt	the address of is allowed)	the address of a counter (em echo offers just one counter ; any value in this field is allowed)							
	DATA	3-byte counter	3-byte counter content							
	CRC	CRC according	g to [ISO_14443_3]							
	NACK according to chapter "ACK and NACK responses"									



EN_DIS_PRIVACY

This command enables or disables PRIVACY feature. The command format is as below.

	PC	CD command			IC answer(s)	
3Fh	Action	RFU	CRC		' '	
1 Byte	1 Byte	4 Bytes	2 Bytes			
				Ten_dis_privacy		
					ACK	
					4 bits	
					_	
				Тласк		
					NACK	
					4 bits	
Com	mand Code	3Fh				
	Action	action selector				
		00h - disable PRIVACY				
		01h - enable PRIVACY				
		02h – FFh - RFU (NACK	is returned a	as the response)		
	RFU	4 dummy bytes				
	CRC	CRC according to [ISO_	14443_3]			
	ACK	according to chapter "AC	K and NAC	K responses"		
	NACK according to chapter "ACK and NACK responses"					


420005-A01, 2.0



LOGIN

This command transitions the em|echo from PRIVACY to IDLE state or from ACTIVE to SECURE state after successful password authentication.

The command format is as below.



PRIVACY to IDLE

If PWD field is equal to PACK + 2 Byte Password in the memory then the authentication is successful and the em|echo changes its state from PRIVACY to IDLE state. Then PACK + CRC are returned as successful LOGIN acknowledge. NACK is never replied in PRIVACY state.

ACTIVE to SECURE

If PWD field is equal to 4 Byte Password in the memory then the authentication is successful and the em|echo changes its state from ACTIVE to SECURE state. Then PACK + CRC are returned as successful LOGIN acknowledge. NACK is not replied if wrong PWD.



EPC functional description

EPC memory organization

The EPC Gen2 V2 memory is available in two configurations to support either small or large EPC encodings.

The small EPC memory configuration provides 128 bits for encoding and 160 bits of USER memory. This supports the most commonly used tag encodings (e.g. SGTIN-96) as well as RFID based EAS solutions that utilize USER memory.

The large EPC memory configuration provides 224 bits for encoding and 64 bits of USER memory. This supports the larger tag encodings (e.g. SGTIN-198) as well as RFID based EAS solutions that utilize USER memory.

Both EPC memory configurations include the NFC memory as part of the USER memory.

The following memory maps are as seen in the application:



EPC Gen2 V2 - Small EPC memory map

Memory Bank	Word Address (decimal)	Content	Access Type (unless password protected or locked)	Memory Type
	0	Kill Password [31:16]		
	1	Kill Password [15:0]	Read & Write	NVM EPC
00 ₂ : RESERVED 2		Access Password [31:16]	Read & White	
	3	Access Password [15:0]		
	0	StoredCRC [15:0]	Read & Write	Computed
	1	StoredPC [15:0]	Read & Write	Computed / NVM EPC
	2	EPC [127:112]		
	3	EPC [111:96]	1	
	4	EPC [95:80]	1	
	5	EPC [79:64]		NVM EPC
01 ₂ : EPC	6	EPC [63:48]	Read & Write	
	7	EPC [47:32]	1	
	8	EPC [31:16]	1	
	9	EPC [15:0]	1	
	10 to 32	Unused address space	None	N/A
	33	XPC_W1 [15:0] (see tablebelow)	Read & Write	Computed / NVM EPC
	0	TID [95:80]		
	1	TID [79:64]	1	
	2	TID [63:48]		ROM /
102: TID	3	TID [47:32]	Read Only	NVM EPC
	4	TID [31:16]	1	
	5	TID [15:0]	1	
	0	USER [159:144]		
	1	USER [143:128]	1	
	2	USER [127:112]	1	
	3	USER [111:96]	1	
	4	USER [95:80]		
	5	USER [79:64]	Read & Write	NVM EPC
11 ₂ : USER (File_0)	6	USER [63:48]	1	
	7	USER [47:32]]	
	8	USER [31:16]	1	
	9	USER [15:0]	1	
	10 to 31	Unused address space	None	N/A
	32 to 255	NFC memory mapping (see table below)	see below	NVM NFC

The EPC interface access to User Memory Bank words 32 to 255 (NFC mapped memory) is controlled first by the EPC password protection and locks used for the User Memory Bank and subsequently by the NFC sharing read/write lock bytes unless stated otherwise in this document.

The EPC interface has read/write access to the to NFC mapped memory but only as permitted by the NFC sharing read/write lock bytes.

The EPC interface applies the untraceably hidden memory conditions to NFC mapped memory when the User Memory Bank is hidden.



EPC Gen2 V2 - Large EPC memory map

Memory Bank	Word Address (decimal)	Content	Access Type (unless password protected or locked)	Memory Type	
	0	Kill Password [31:16]			
002: RESERVED	1	Kill Password [15:0]	Read & Write	NVM EPC	
002. INEGENVED	2	Access Password [31:16]	Read & White		
	3	Access Password [15:0]			
	0	StoredCRC [15:0]	Read & Write	Computed	
	1	StoredPC [15:0]	Read & Write	Computed / NVM EPC	
	2	EPC [223:208]			
	3	EPC [207:192]			
	4	EPC [191:176]			
	5	EPC [175:160]			
	6	EPC [159:144]			
	7	EPC [143:128]			
04 . 500	8	EPC [127:112]	Read & Write	NVM EPC	
012: EPC	9	EPC [111:96]	Read & White		
	10	EPC [95:80]			
	11	EPC [79:64]			
	12	EPC [63:48]			
	13	EPC [47:32]			
	14	EPC [31:16]			
	15	EPC [15:0]			
	16 to 32	Unused address space	None	N/A	
	33	XPC_W1 [15:0] (see table below)	Read & Write	Computed / NVM EPC	
	0	TID [95:80]			
	1	TID [79:64]			
	2	TID [63:48]	Read Only	ROM /	
10 ₂ : TID	3	TID [47:32]	Read Only	NVM EPC	
	4	TID [31:16]]		
	5	TID [15:0]			
	0	USER [63:48]			
	1	USER [47:32]	Read & Write	NVM EPC	
	2	USER [31:16]	Reau & White		
11 ₂ : USER (File_0)	3	USER [15:0]			
	4 to 31	Unused address space	None	N/A	
	32 to 255	NFC memory mapping (see table below)	see below	NVM NFC	

The EPC interface access to User Memory Bank words 32 to 255 (NFC mapped memory) is controlled first by the EPC password protection and locks used for the User Memory Bank and subsequently by the NFC sharing read/write lock bytes unless stated otherwise in this document.

The EPC interface has read/write access to the to NFC mapped memory but only as permitted by the NFC sharing read/write lock bytes.

The EPC interface applies the untraceably hidden memory conditions to NFC mapped memory when the User Memory Bank is hidden.



The following table gives more details on the NFC memory mapping in the found User memory bank:

NFC Memory Mapping

Memory Bank	Word Address (decimal)	Content	Access Type (unless password protected or locked)	Memory Type
	32 to 36	NFC UID	Read Only	
	37	NFC Static Lock Bytes	Read & Write	NVM NFC
	38 to 39	NFC Capability Container (CC)	Read & Write	
	40 to 159	NFC User Data (Blocks 4 to 63)	Read & Write	
	160 to 191	Unused address space	None	N/A
	192 to 193	NFC Dynamic Lock Bytes	Read & Write	
	194 to 199	NFC IC Config Words 0, 1, 2	Read & Write	
112: USER (File_0)	200 to 201	NFC IC Config Word 3	None	
	202 to 205	NFC Passwords	Read & Write	NVM NFC
	206 to 221	NFC Digital Signature (Blocks 87 to 94)	Read & Write	
	222 to 225	NFC Sharing Lock Bytes	Read & Write	
226 to 229		EPC Sharing Lock Bytes	Read & Write	
	230 to 253	Unused address space	None	N/A
	254 to 255	NFC ACCESS Counter	Read Only	Computed

Word Address 37, 38, 39, 192, 193, 198, 199 are anti-tearing mechanism protected.

The following table gives more details on the XPC_W1 word, found in the EPC memory bank:

XPC_W1 word

Memory Bank	Word Address (decimal)	M S B 0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	L S B F	Memory Type
								XPC	C_W	1 [1	5:0]							
012: EPC	33	0	0	0	0	0	0	0	0	в	0	SLI	TN	U	к	NR	н	Computed / NVM EPC

- **B** (Battery assisted passive indicator): This bit is used to indicate the device is in an HF field. If bit is 0 then the Tag is not detecting an HF field. If bit is 1 then the Tag is detecting an HF field.
- SLI (SL-flag indicator): If bit is 0 then a Tag has a deasserted SL flag. If bit is 1 then a Tag has an asserted SL flag. Upon receiving a *Query* the Tag maps its SL flag into the SLI and retains this SLI setting until starting a subsequent inventory round.
- **TN (Tag-notification indicator):** This bit is used as a power check for NVM write operations. If bit is 0 then the power level measured by the Tag may be insufficient to perform a NVM write operation. If bit is 1 then the power level measured by the Tag is sufficient to perform an NVM NFC or NVM EPC write operation.
- **U (Untraceable indicator):** If bit is 0 then a reader has not asserted the **U** bit. If bit is 1 then a reader has asserted the **U** bit, typically for the purpose of indicating that the Tag is persistently reducing its operating range and/or is untraceably hiding memory. A reader changes the value of the **U** bit via the *Untraceable* command.
- K (Killable indicator): If bit is 0 then a Tag is not killable. If bit is 1 then a Tag is killable. Logically, K is defined as:
 - K = [(logical OR of all 32 bits of the kill password) OR (kill-pwd-read/write=0) OR (kill-pwd-permalock=0)].
 - If any bits of the kill password are 1 then the Tag is killable
 - o If kill-pwd-read/write is 0 then the Tag is killable
 - If **kill-pwd-permalock** is 0 then the Tag is killable
- NR (Nonremovable indicator): If bit is 0 then a Tag is removable. If bit is 1 then a Tag is nonremovable. This bit is always 0 unless changed by a reader via a *Write* or *BlockWrite* command.
- **H (Hazmat indicator):** If bit is 0 then a Tag is not affixed to hazardous material. If bit is 1 then a Tag is affixed to hazardous material. This bit is always 0 unless changed by a reader via a *Write* or *BlockWrite* command.



The following table gives more details about the TID memory bank:

TID memory bank

Memory Bank	Word Address (decimal)	M S B 0 1 2 3 4 5 6 7 8 9 A B C D E F	Memory Type
	0	Allocation Class (E2h) Tag MDID MSB's (80h)	ROM
	0	1 1 1 0 0 1 1 0 1 0 0 0 0 0 0 0	KOIVI
1		Tag MDID LSB's (Bh) Tag Model Number	ROM
		$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
102: TID	2	XTID	ROM
	2	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
		IC Serial Number [47:32]	
	3	Customer number10010(all zeroes reserved for EM)	NVM/ROM
	4	IC Serial Number [31:16] (same as in NFC UID)	NVM EPC
	5	IC Serial Number [15:0] (same as in NFC UID)	NVM EPC

Note 1: EPC size, where 0 indicates small EPC memory and 1 indicates large EPC memory



EPC Gen2 V2 Delivery State

EPC Gen2 V2 delivery state has the following default product configuration: Access Password and Kill Password are readable/writeable with a value 0000'0000'0000'0000h Unique Identification number (UID / TID) is programmed and write-permalocked A default 96-bit EPC Code value is 0000'0000'0000'0024'nnnn'nnnnh where nnnn'nnnn are the 32 LSB's of serial number found also in the TID memory (EPC memory is unlocked).

EPC Gen2 V2 Commands

The table below shows all implemented commands in em|echo. For the description of all mandatory and optional commands, please refer to the EPCglobal Gen2 V2 standard. All mandatory commands of the EPCglobal Gen2 V2 standard are implemented.

Command	Command Code	Command Type	Comment
QueryRep	'00'	Mandatory	
ACK	'01'	Mandatory	
Query	'1000'	Mandatory	
QueryAdjust	'1001'	Mandatory	
Select	'1010'	Mandatory	Memory matching on NFC memory is not supported and results in a not-matching condition.
NAK	'11000000'	Mandatory	
Req_RN	'11000001'	Mandatory	
Read	'11000010'	Mandatory	
Write	'11000011'	Mandatory	
Kill	'11000100'	Mandatory	Failed Kill command sequence results in security timeout
Lock	'11000101'	Mandatory	
Access	'11000110'	Optional ¹⁾	Failed Access command sequence results in security timeout
BlockWrite	11000111'	Optional	Supports writing one or two 16-bits words. The address must
			start on an even word number if two words are to be written.
BlockPermalock	'11001001'	Optional	USER memory block size is two words.
Untraceable	'111000100000000'	Optional ¹⁾	See EPC Privacy Features below.

Note 1: This command is normally optional but is mandatory for Alteration EAS and Tag Alteration (Core) compliance.



Write operations using the Tag Notification (TN) indicator

TN is a vendor defined indicator bit that is part of the XPC_W1 word that is reported to a reader as part of the reply to an ACK command. If the XPC_W1 indicator (XI) = 1 in the PC Word then TN is reported as part of the XPC_W1 word. If XI = 0 in the PC Word then TN is reported as part of the PC Word. em|echo uses TN to indicate the power level seen during inventory. TN = 1 indicates the power level is sufficient to perform NVM NFC write operation which by default means the power level is also sufficient to perform a NVM EPC write operation. TN = 0 indicates the power level is insufficient to perform a NVM NFC operation but it may be sufficient to perform a NVM EPC write operation.A reader can attempt any supported command that performs a NVM write operation regardless of the TN value.

There are three scenarios for using TN:

1. em|echo reports TN = 0 during inventory. If the reader proceeds to use an access command that writes to memory then the tag will check the appropriate power level based on the NVM memory to be written. This provides the maximum write sensitivity for the tag at the cost of a slightly longer write time to perform the power check.

2. em|echo reports TN = 1 during inventory. If the reader proceeds to use an access command that writes to memory then the tag does not check the appropriate level based on the NVM to be written. This provides the fastest write time for the tag at the cost of slightly degraded write sensitivity for NVM EPC write operations.

3. If a reader uses a Select command on TN = 1 in the XPC_W1 word then only tags with sufficient power for NVM will be selected for inventory. If the reader proceeds to use an access command that writes to memory then the tag will check the appropriate power level based on the NVM memory to be written.

EPC Privacy Features

Support for EPC privacy is provided using the *Untraceable* command and it only applies to the EPC interface. The *Untraceable* command may only be used by an Interrogator that asserts the Untraceable privilege. An Interrogator must use a non-zero Access password to enter the Secured state in order to assert that it has the Untraceable privilege.

The *Untraceable* command allows an Interrogator to instruct the em|echo to (a) alter the L and U bits in EPC memory, (b) hide memory from Interrogators with a deasserted Untraceable privilege, and/or (c) reduce its operating range for all Interrogators. The memory that a Tag may hide includes words of EPC memory, the Tag serialization in TID memory, all of TID memory, and/or User memory. Note that the NFC memory is mapped into the the EPC User memory space and therefore NFC memory is hidden from the EPC interface when User memory is hidden. Untraceable and traceable Tags behave identically from a state-machine and command-response perspective; the difference between them is (a) the memory the Tag exposes to an Interrogator with a deasserted Untraceable privilege and/or (b) the Tag's operating range.

The *Untraceable* command may be used to change the operational read range of a device. em|echo supports this feature in a manner that permits having either full read range (normal operation) or no read range (deactivated operation). A deactivated device always remains in the Ready state and will not participate in any inventory operations.

The Range parameter in the *Untraceable* command is used to specify the persistent operational read range of the device. If Range = 00_2 then the device persistently enables normal operation. If Range = 10_2 then the device persistently enables deactivated immediately upon reply to the *Untraceable* command. If Range = 01_2 then it has no effect on the device.


A deactivated device may be temporarily reactivated (normal operation) by any Interrogator using a *Select* command with any of the assigned EM Microelectronic Mask Designer ID's (MDID's). The *Select* command parameters are MemBank = 10₂, Pointer = 08h, Length = 0Ch, and matching Mask = 00Bh or = 40Bh or = 80Bh or = C0Bh. When a device is temporarily reactivated, it remains in the normal operational mode until the device loses power.

The NFC interface may also be used to enable/disable the EPC privacy features via the Gen2V2conf word, the StoredCRC + StoredPC word, and the IC Configuration 3 word.



Pad location diagram

All dimensions in μ m.



The chip size is calculated including the scribe line. UHF antenna plates and HF coil plates are added here only to illustrate inlay assembly option.


Pin description

Pin	Name	Туре	Description
1	HF+	coil	coil terminal for HF +
2	HF-	coil	coil terminal for HF -
3	NC	NC	
4	NC	NC	
5	UHF+	RF	antenna terminal for UHF
6	UHF-	RF	antenna terminal for UHF
7	NC	NC	
8	NC	NC	

NC: Not connected



Ordering Information



Versions

Versions are identified with "V" followed by a 3 digit code "X21" that are defined in the following table.

Х	EPC Memory Format
1	Small EPC
2	Large EPC

Remarks:

- For ordering, please use table in "Standard Versions and Samples".
- For specifications of Delivery Form, including gold bumps, tape and bulk, as well as possible other delivery form or packages, please contact EM Microelectronic-Marin S.A.

Standard Versions and Samples

The versions below are considered standard and should be readily available. For other versions or other delivery form, please contact EM Microelectronic-Marin S.A. For samples, please order exclusively from the standard versions.

Part Number	EPC Memory Format	Package / Die Form	Delivery Form
EM4423V121WS6U	Small EPC	Sawn wafer / Gold bumped +PI – thickness of 6 mils	Wafer on frame
EM4423V221WS6U	Large EPC	Sawn wafer / Gold bumped +PI – thickness of 6 mils	Wafer on frame



Product Support

Check our website at <u>www.emmicroelectronic.com</u> under Products/RF Identification section. Questions can be submitted to <u>info@emmicroelectronic.com</u>.

EM Microelectronic-Marin SA ("EM") makes no warranties for the use of EM products, other than those expressly contained in EM's applicable General Terms of Sale, located at http://www.emmicroelectronic.com. EM assumes no responsibility for any errors which may have crept into this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein.

No licenses to patents or other intellectual property rights of EM are granted in connection with the sale of EM products, neither expressly nor implicitly.

In respect of the intended use of EM products by customer, customer is solely responsible for observing existing patents and other intellectual property rights of third parties and for obtaining, as the case may be, the necessary licenses. This specific RFID product is manufactured under one or more licenses, which contain certain exclusions. This product may not be sold, used, leased, offered for sale, or otherwise transferred, exported, and imported in the Transportation Market. "Transportation Market" means (i) Electronic Toll and Traffic Management (ETTM), (ii) Public Sector Vehicle Registration, Inspection and Licensing Programs, (iii) Railroad Locomotive and Wagon Tracking, (iv) airport based ground transportation management systems (GTMS) and taxi dispatch, (v) revenue based parking, and (vi) vehicle initiated mobile payment applications, where the RFID sticker/tag is initially attached to the vehicle but not incorporated at the point of vehicle manufacture.

Important note: The use of EM products as components in medical devices and/or medical applications, including but not limited to, safety and life supporting systems, where malfunction of such EM products might result in damage to and/or injury or death of persons is expressly prohibited, as EM products are neither destined nor qualified for use as components in such medical devices and/or medical applications. The prohibited use of EM products in such medical devices and/or medical applications is exclusively at the risk of the customer.